

MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [@]	Cancellation Deadline	Dry Run DRC CutOff	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]	Process Offering
MPW0695	55nm	4/27/2020	5/4/2020	5/26/2020	6/8/2020	6/8/2020	6/22/2020	55LPX/55LPe/55ULP/55BCDL/55NVM
MPW1424	12nm	4/22/2020	4/29/2020	5/21/2020	6/3/2020	6/10/2020	6/17/2020	12LP
MPW18G0	0.18um	4/20/2020	4/27/2020	5/19/2020	6/1/2020	6/1/2020	6/15/2020	Fab35_IC/BCDlite/UHV/MCU
MPW1508	0.15um	4/13/2020	4/20/2020	5/12/2020	5/25/2020	5/25/2020	6/8/2020	F35_MCU
MPW2234	22nm	3/16/2020	3/23/2020	4/14/2020	4/27/2020	4/27/2020	5/11/2020	22FDX
MPW0463	40nm	3/16/2020	3/23/2020	4/14/2020	4/27/2020	4/27/2020	5/11/2020	40LP/40HV/40NVM
MPW13B0	0.11/0.13um	3/16/2020	3/23/2020	4/14/2020	4/27/2020	4/27/2020	5/11/2020	RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW0694	55nm	2/24/2020	3/2/2020	3/24/2020	4/6/2020	4/6/2020	4/20/2020	55LPX/55LPe/55ULP/55BCDL/55HV
MPW0359	28nm	2/17/2020	2/24/2020	3/17/2020	3/30/2020	3/30/2020	4/13/2020	28SLP/28SLPe/28SLP-RF/28SLP-HV
MPW0693	65nm	1/27/2020	2/3/2020	2/25/2020	3/9/2020	3/9/2020	3/23/2020	65G/65LPE

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.



MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [@]	Cancellation Deadline	Dry Run DRC	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]		Process Offering
MPW18F9	0.18um	1/27/2020	2/3/2020	2/25/2020	3/9/2020	3/9/2020	3/23/2020		Fab35_IC/BCDlite/UHV/MCU
MPW1423	12nm	1/22/2020	1/29/2020	2/20/2020	3/4/2020	3/11/2020	3/18/2020		12LP
MPW13A9	0.11/0.13um	1/13/2020	1/20/2020	2/10/2020	2/24/2020	2/24/2020	3/9/2020		RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW2233	22nm	1/6/2020	1/13/2020	2/4/2020	2/17/2020	2/17/2020	3/2/2020		22FDX/22eMRAM. Projected ship dates are for NON-22eMRAM.
MPW1507	0.15um	12/23/2019	12/30/2019	1/21/2020	2/3/2020	2/3/2020	2/17/2020		F35_MCU
MPW0692	55nm	12/23/2019	12/30/2019	1/21/2020	2/3/2020	2/3/2020	2/17/2020		55LPX/55LPe/55ULP/55BCDL/55NVM
MPW0462	40nm	12/16/2019	12/23/2019	1/14/2020	1/27/2020	1/27/2020	2/10/2020		40LP/40NVM
MPW13A8	0.11/0.13um	11/18/2019	11/25/2019	12/17/2019	12/30/2019	12/30/2019	1/13/2020		RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW2232	22nm	11/18/2019	11/25/2019	12/17/2019	12/30/2019	12/30/2019	1/13/2020		22FDX
MPW0358	28nm	11/11/2019	11/18/2019	12/10/2019	12/23/2019	12/23/2019	1/6/2020		28SLP/28SLPe/28SLP-RF/28SLP-HV

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.



MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [®]	Cancellation Deadline	Dry Run DRC CutOff	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]	Process Offering
MPW2231	22nm	10/17/2019	10/24/2019	11/14/2019	11/28/2019	11/28/2019	12/12/2019	22FDX/22eMRAM. Projected ship dates are for NON-22eMRAM.
MPW1422	12nm	10/16/2019	10/23/2019	11/13/2019	12/4/2019	12/4/2019	12/11/2019	12LP
MPW0691	55nm	10/7/2019	10/14/2019	11/5/2019	11/18/2019	11/18/2019	12/2/2019	55LPX/55LPe/55ULP/55BCDL/55NVM
MPW18F8	0.18um	10/7/2019	10/14/2019	11/5/2019	11/18/2019	11/18/2019	12/2/2019	Fab35_IC/BCDlite/UHV/MCU
MPW0461	40nm	9/30/2019	10/7/2019	10/29/2019	11/11/2019	11/11/2019	11/25/2019	40LP/40HV/40NVM
MPW9H04	9HP_90nm	9/30/2019		10/29/2019	11/11/2019	11/11/2019	11/25/2019	9НР
MPW9W01	9WG_90nm	9/23/2019		10/22/2019	11/4/2019	11/4/2019	11/18/2019	9WG
MPW13A7	0.11/0.13um	9/16/2019	9/23/2019	10/15/2019	10/28/2019	10/28/2019	11/11/2019	RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW4R03	45RFSOI_45nm	9/16/2019		10/15/2019	10/28/2019	10/28/2019	11/11/2019	45RF
MPW9W00	9WG_90nm	9/13/2019		9/13/2019	9/13/2019	9/13/2019	9/13/2019	9WG

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.



MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [@]	Cancellation Deadline	Dry Run DRC CutOff	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]	Process Offering
MPW4R0A	45RFSOI_45nm	9/4/2019		9/5/2019	9/4/2019	9/4/2019	9/18/2019	45RF
MPW8H01	8HP_0.13um	9/2/2019		9/30/2019	10/14/2019	10/14/2019	10/28/2019	8HP_0.13um
MPW1506	0.15um	8/26/2019	9/2/2019	9/24/2019	10/7/2019	10/7/2019	10/21/2019	F35_MCU
MPW0690	55nm	8/19/2019	8/26/2019	9/17/2019	9/30/2019	9/30/2019	10/14/2019	55LPX/55LPe/55ULP/55BCDL/55NVM
MPW0357	28nm	8/12/2019	8/19/2019	9/10/2019	9/23/2019	9/23/2019	10/7/2019	28SLP/28SLP-RF/28SLP-HV
MPW18FA	0.18um	8/12/2019	8/19/2019	9/10/2019	9/23/2019	9/23/2019	10/7/2019	Fab35_IC/BCDlite/UHV
MPW7W00	7WL_0.18um	8/12/2019		9/9/2019	9/23/2019	9/23/2019	10/7/2019	7WL_0.18um
MPW1421	12nm	7/31/2019	8/7/2019	8/29/2019	9/11/2019	9/11/2019	9/25/2019	12LP
MPW0689	65nm	7/22/2019	7/29/2019	8/20/2019	9/2/2019	9/2/2019	9/16/2019	65G/65LPE
MPW13A6	0.11/0.13um	7/15/2019	7/22/2019	8/13/2019	8/26/2019	8/26/2019	9/9/2019	RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.



MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [@]	Cancellation Deadline	Dry Run DRC CutOff	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]	Process Offering
MPW035D	28nm	7/15/2019	7/22/2019	8/13/2019	8/26/2019	8/26/2019	9/9/2019	28LPSe
мРW9H03	9HP_90nm	7/15/2019		8/6/2019	8/19/2019	8/19/2019	9/2/2019	9HP
MPW0460	40nm	7/8/2019	7/15/2019	8/6/2019	8/19/2019	8/19/2019	9/2/2019	40LP/40NVM
MPW2230	22nm	7/8/2019	7/15/2019	8/6/2019	8/19/2019	8/19/2019	9/2/2019	22FDX
MPW8H00	8HP_0.13um	7/2/2019		7/31/2019	8/13/2019	8/13/2019	8/27/2019	8HP_0.13um
MPW4R02	45RFSOI_45nm	6/24/2019		7/23/2019	8/5/2019	8/5/2019	8/19/2019	45RF
MPW18F6	0.18um	6/17/2019	6/24/2019	7/16/2019	7/29/2019	7/29/2019	8/12/2019	Fab35_IC/BCDlite/UHV
MPW0688	55nm	6/17/2019	6/24/2019	7/15/2019	7/29/2019	7/29/2019	8/12/2019	55LPX/55LPe/55ULP/55BCDL/55HV
MPW4R01	45RFSOI_45nm	5/24/2019		5/25/2019	6/1/2019	6/1/2019	6/15/2019	45RF
MPW222A	22nm	5/20/2019	5/27/2019	6/17/2019	7/1/2019	7/1/2019	7/15/2019	22FDX

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.



MPW #	Geometry	Reservation Close Date*	CDRS Submit Date [@]	Cancellation Deadline	Dry Run DRC	Other Participants Tapeout Date ^{#&}	Customer Tapeout Date [#]	Process Offering
MPW13A5	0.11/0.13um	5/13/2019	5/20/2019	6/11/2019	6/24/2019	6/24/2019	7/8/2019	RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW0356	28nm	5/13/2019	5/20/2019	6/11/2019	6/24/2019	6/24/2019	7/8/2019	28SLP/28SLP-RF/28SLP-HV
MPW2229	22nm	5/6/2019	5/13/2019	6/4/2019	6/17/2019	6/17/2019	7/1/2019	22FDX/22eMRAM. Projected ship dates are for NON-22eMRAM.
MPW9H02	9HP_90nm	5/1/2019		5/14/2019	5/27/2019	5/27/2019	6/10/2019	9HP
MPW0687	55nm	4/22/2019	4/29/2019	5/21/2019	6/3/2019	6/3/2019	6/17/2019	55LPX/55LPe/55ULP/55BCDL/55NVM
MPW1420	12nm	4/8/2019	4/15/2019	5/7/2019	5/20/2019	5/20/2019	6/3/2019	12LP
MPW0459	40nm	4/8/2019	4/15/2019	5/7/2019	5/20/2019	5/20/2019	6/3/2019	40LP/40HV
MPW13A4	0.11/0.13um	3/18/2019	3/25/2019	4/16/2019	4/29/2019	4/29/2019	5/13/2019	RFSOI/G/LP/EEPROM/110TS/BCDlite/BCD
MPW9H01	9HP_90nm	3/4/2019		4/1/2019	4/15/2019	4/15/2019	4/29/2019	9НР

^{*:} Quotation Close deadline=Reservation Cancellation deadline=28 days after Reservation Close Date.

^{@:} CDRS must be submitted 1 week after Reservation Cutoff. CDRS will be reviewed with CE & FAB Proto Owner to finalize specific participant requirements and ensure tapeout readiness.

^{#:} Design Rule Checks shall start once participation is confirmed. Designs which still have design rule violations by the Tapeout Date will be rejected from the train.

If Design Rule Checks or IP Merge is needed, please submit requests 2 weeks before the Tapeout Date at the latest.

[&]quot;GDSII Cutoff for DRC" date is applicable only for customer tapeouts. Other Participants have to run DRC on their own and obtain violation waivers (if applicable) before submitting GDSII on Others Participants Tapeout Date.

[&]amp;: Other Participants refers to IP test chips and Foundry internal tapeouts e.g. Technology Department, Reliability Department, etc.

^{\$:} Projected bare die ship is for generic guidance only. Participant assignment to 1st and/or 2nd batch will be based on specific customer requirements, fab utilization & project priority. GLOBALFOUNDRIES reserves the right to change at any time. 1st batch assignment is reserved for POR wafer(no corner split) of Expedited fee paying customers. 2nd batch bare die ship is applicable for corner splits, special processing and standard cycle time lots. The targeted bare die ship dates for specific customer/device will be committed upon lot start by respective MPW CE representatives.